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Atomic layer deposition !ALD" Al2O3 is a high-quality gate dielectric on III-V compound
semiconductor with low defect density, low gate leakage, and high thermal stability. The
high-quality of Al2O3 / InGaAs interface surviving from high temperature annealing is verified
by excellent capacitance-voltage !CV" curves showing sharp transition from depletion to
accumulation with “zero” hysteresis, 1% frequency dispersion per decade at accumulation
capacitance, and strong inversion at split CV measurement. An enhancement-mode n-channel
InGaAs metal-oxide-semiconductor field-effect-transistor is also demonstrated by forming true
inversion channel at Al2O3 / InGaAs interface. © 2006 American Institute of Physics.
#DOI: 10.1063/1.2217258$
Innovative device structures and gate dielectrics are
needed to further drive Si complementary metal-oxidesemiconductor !CMOS" integration, functional density,
speed, and power dissipation and extend CMOS front-end
fabrication to and beyond the 22 nm node. One emerging
strategy is to use III-V compound semiconductors as conduction channels to replace traditional Si or strained Si, while
integrating these high mobility materials with novel dielectrics and heterogeneously integrating them on Si or silicon
on insulator !SOI". For more than four decades, the research
community has been searching for suitable gate dielectrics or
passivation layers on III-V compound semiconductors. There
are tremendous efforts and many literatures in this field.1–6
The main obstacle is the lack of high-quality, thermodynamically stable insulators on GaAs that can match the device
criteria as SiO2 on Si, e.g., a mid-band-gap interface trap
density !Dit" of %1010 / cm2 eV. Recently, in situ molecular
beam epitaxy !MBE" growth of Ga2O3!Gd2O3" and ex situ
atomic layer deposition !ALD" growth of Al2O3 attract particular attentions.7–9 The research on ALD high-k dielectric is
of particular interest, since the Si industry is getting familiar
with ALD Hf-based dielectrics and this approach has the
potential to become a manufacturable technology. In our
previous work, we have succeeded to integrate ALD high-k
dielectric Al2O3 on GaAs, InGaAs, and GaN and demonstrated high performed depletion-mode III-V metal-oxidesemiconductor field-effect-transistors !MOSFETs".10–12 For
very large scale integrated !VLSI" circuits or high-speed
digital applications, enhancement-mode !E-mode" GaAs
MOSFETs are the real devices of interest.13,14
In this letter, we report detailed CV measurements on
high temperature annealed ALD Al2O3 dielectrics on InGaAs
and IV characterization on a fabricated E-mode InGaAs
MOSFET where the inversion channel is directly formed at
the Al2O3 / InGaAs interface. Al2O3 is a widely used insulata"
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ing material for gate dielectric, tunneling barrier, and protection coating due to its excellent dielectric properties, strong
adhesion to dissimilar materials, and its thermal and chemical stabilities. Al2O3 has a high band gap !%9 eV", a high
breakdown electric field !5 – 30 MV/ cm",15 a high permittivity !8.6–10", and a high thermal stability. Compared to the
conventional methods to form thin Al2O3 films, i.e., by sputtering, electron beam evaporation, chemical vapor deposition, or oxidation of pure Al films, the ALD Al2O3 is of
much higher quality. The ALD high-k materials including
Al2O3 are the leading candidates to substitute SiO2 for sub100 nm Si complementary MOSFET applications.16 ALD
also provides unique opportunity to integrate high-quality
gate dielectrics on non-Si semiconductor materials such as
Ge, the leading high mobility channel material for future
p-type MOSFETs.17
Figure 1!a" shows the device structure of the fabricated
E-mode n-channel Al2O3 / In0.2Ga0.8As/ GaAs MOSFET and
the capacitor to characterize the Al2O3 / InGaAs interface. A
150 nm p-doped 4 ! 1017 / cm3 buffer layer, a 285 nm
p-doped 1 ! 1017 / cm3 intermediate layer, and a 13.5 nm
p-doped 1 ! 1017 / cm3 In0.2Ga0.8As channel layer, were sequentially grown by metal-organic chemical-vapor deposition !MOCVD" on a 2 in. GaAs p+ substrate. After appropriate surface pretreatment, 16– 30 nm ALD Al2O3 was

FIG. 1. !a" Cross sections of an E-mode Al2O3 / InGaAs MOSFET and an
Al2O3 / InGaAs capacitor fabricated at the same process. !b" Leakage current
density JL !A / cm2" vs gate bias Vg !V" in different thermal processes. The
data are taken from finished Al2O3 / InGaAs MOSFETs with 30 nm thick
gate dielectrics.
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deposited at 300 ° C using an ASM Pulsar2000™ ALD module. The ALD Al2O3 is served not only as a gate dielectric
but also as an encapsulation layer due to its high thermal and
chemical stabilities. The source and drain contact regions are
Si implanted and activated at 750– 850 ° C by rapid thermal
annealing !RTA" in N2 ambient. Dopant activation annealing
is a very critical step which not only activates the dopant but
also must preserve the smoothness of the interface at the
atomic level. Using a wet etching in diluted HF, the oxide on
the source and drain regions was removed while the gate area
was protected by photoresist. Ohmic contacts were formed
by electron beam deposition of Au/ Ge/ Au/ Ni/ Au and a liftoff process, followed by a 400 ° C anneal in N2 ambient.
Finally, conventional Ti/ Au metals were e beam evaporated,
followed by lift-off to form the gate electrodes. The sheet
resistance of the implanted source/drain region and its contact resistance are measured from transfer length method
!TLM" to be %300 " / sq and %1.0 " mm, which demonstrates good process on implantation and activation. The designed gate lengths of the measured devices are 0.65, 0.85, 1,
2, 4, 8, 20, and 40 #m. It is not a self-aligned process. The
overlap length between gate and source/drain is estimated
around %0.5 #m or less.
The Al2O3 dielectric films are highly electrically insulating, showing very low leakage current density of
%10−9 – 10−8 A / cm2 for amorphous films thicker than
6 nm.15 The leakage current density starts to increase after
high temperature annealing which is required to activate Si
dopants implanted in GaAs. The increase of leakage currents
is due to the creation of more leakage paths around crystallized grains in the amorphous films after high temperature
annealing. As shown in Fig. 1!b", we measure the leakage
current density !JL" on 30 nm ALD Al2O3 versus the applied
potential on the capacitor !Vg" with high annealing temperatures. The positive bias means that the metal electrode is
positive with respect to GaAs, as shown in Fig. 1!a". The plot
shows extremely low leakage current density in ALD Al2O3
films even after 800 ° C annealing, though a significant increase in current density exhibits with increasing annealing
temperature to 820 ° C. 850 ° C is the critical temperature
when the crystallization in amorphous Al2O3 becomes severe
and the leakage current increases dramatically.
The CV measurements are widely used to quantitatively
study a MOS structure. Three quantities are the most important factors to evaluate high-k dielectrics on novel channel
materials. The first is the amount of hysteresis that results
when the MOS capacitor is biased well into accumulation
and inversion. The second is the interface trap density Dit at
the interface showing in CV curve how rapid the transition is
between accumulation and inversion. The third is the frequency dispersion on accumulation capacitances and flatband shifts. We focus on the CV characterization of ALD
Al2O3 on InGaAs after high temperature annealing between
750 and 850 ° C which is required to activate Si dopants in
InGaAs. Note that better CV curves or Dit might exhibit under annealing temperature between 450 and 600 ° C under
certain ambient or complicated annealing process. But it is
not directly relevant to the MOS interface needed for realizing inversion-channel E-mode GaAs MOSFET using implantation process.
The high-frequency !10 kHz" CV curves for a capacitor
with a 30 nm ALD Al2O3 on InGaAs is shown in Fig. 2!a".
This capacitor went through all device process and was an-
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FIG. 2. !a" High-frequency !10 KHz" capacitance-voltage vs the ALD
Al2O3 / InGaAs MOS capacitor subjected to a RTA step of 800 ° C for 10 s
in nitrogen. The hysteresis is negligible. !b" Hysteresis in the CV loops
measured at half value of accumulation capacitance vs the small signal
frequency. The dashed line is a parabolic fitting. !c" The accumulation capacitances and the normalized ones vs the small signal frequency at a wide
range on the similar device. !d" The flatband voltages vs the small signal
frequency on the two representative devices with different oxide thicknesses
of 16 and 30 nm. The theoretical Vfb is −0.95 V using 4.3 eV for the work
function of Ti, 4.07 eV for the affinity of GaAs, and 1.18 eV for the band
gap of In0.2Ga0.8As. The two dashed lines are guides for the eyes.

nealed with a RTA step of 800 ° C for 10 s in nitrogen ambient. The solid curve is measured from −6 to + 3 V with the
sweep rate %4 V / min, while the dashed line is taken from
+3 to − 6 V. There exhibits almost “zero” hysteresis in this
CV loop with the maximum shift less than 20 mV. Figure
2!b" illustrates the hysteresis versus frequency observed on a
typical MOS capacitor. It is in the range of 10− 50 mV between 1 KHz and 1 MHz, and increases as the frequency
goes down in general. The extremely low hysteresis, along
with the sharp transition from depletion and accumulation,
demonstrates the high quality of bulk and interface properties of ALD Al2O3 on InGaAs even after high temperature
annealing. The effects of the annealing step on the chemical
and structural properties of the interface are very complex
and difficult to quantify in detail. The general observations of
hysteresis on ALD Al2O3 on GaAs or InGaAs are the following !1" The unannealed device exhibits a hysteresis of
%200– 500 mV depending on n-type or p-type surfaces,18,19
surface pretreatment, ALD growth temperature, and others.
Slow traps dominate on unannealed MOS structures. !2" The
RTA step improves the interface characteristics and reduces
both slow and fast traps significantly. The most efficient annealing temperature is between 450 and 600 ° C, depending
on different channel materials and ambient conditions. !3"
The bulk and interface properties start to degrade after the
RTA step with the annealing temperature higher than 800 ° C
due to the interdiffusion between Al2O3 and GaAs or InGaAs
and As outgassing from GaAs. Al2O3 is a promising dielectric for E-mode GaAs MOSFET applications because it is
chemically and thermodynamically stable at high temperature process as demonstrated in Figs. 1!b" and 2!a".
The frequency dispersion on accumulation capacitance
Cmax is another issue for high-k dielectrics on III-V
materials.16 This dispersion could be as large as 50% or more
in the frequency range of 1 kHz– 1 MHz, which stymies all
efforts to estimate Dit using high-low frequency capacitance
method. Figure 2!c" summarizes the accumulation capaci-

Downloaded 03 Jul 2006 to 128.46.221.97. Redistribution subject to AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp

263518-3

Appl. Phys. Lett. 88, 263518 "2006!

Xuan et al.

FIG. 3. !a" Cgbc by split-CV measurement on a MOSFET with a 40 #m gate
length and 100 #m gate width at frequency as high as 1 kHz. !b" I-V characteristic of a 1 #m-gate-length inversion-channel enhancement-mode InGaAs MOSFET with a 30 nm ALD Al2O3 as a gate dielectric.

tance Cmax measured on 800 ° C annealed capacitors in the
wide frequency range from 500 Hz up to 1 MHz. The frequency dispersion is only 1% per decade at this frequency
range. This experiment unambiguously demonstrates that the
major part of frequency dispersion on nonideal oxide/III-V
material interface does relate to the interface properties instead of simple parasitic effect, which can be corrected by
two-frequency correction or multicircuit element models.20,21
The dielectric constant is %8.1 deduced from the measured
Cmax, the area of the capacitor and the film thickness.
The flatband shift is also an issue at the beginning for
alternative dielectrics research on Si. Here we focus on the
observed frequency dependent flatband shift of 800 ° C annealed capacitors. Figure 2!d" plots the summary of Vfb versus frequency on 16 and 30 nm thick ALD Al2O3 films. The
frequency dependent flatband shift is much less on medium
temperature !450– 600 ° C" annealed capacitors. The phenomenon is less significant on 16 nm thick film compared to
30 nm thick one. It is roughly scaled with the film thickness
and linearly dependent on log!f". The real origin for this
frequency dependent flatband shift is unknown yet. The film
thickness dependence of this flatband shift is under systematic investigation.
Clear n-channel inversion on p-type InGaAs is realized
at Al2O3 / InGaAs interface, which is demonstrated by measuring Cgbc !split-CV method" on InGaAs MOSFETs, as
shown in Fig. 3!a". The CV curve is taken on a real MOSFET with 40 #m gate length and 100 #m gate width at frequency as high as 1 kHz. At the conventional MOS configuration as measured in Fig. 2!a", no n-channel inversion is
observed at frequency as low as 100 Hz. It is understood that
the minority carriers !electrons" are provided by the source
and drain diffusions and not by thermal generation in the
depletion region. In the split-CV or MOSFET configuration
with source and drain grounded at the same time, majority
!holes" and minority !electrons" carrier capacitances can be
measured independently at the same frequency. Using lowfrequency capacitance CLF = 5.5 pF, high-frequency capacitance CHF = 5.0 pF, and oxide capacitance Cox = 11.0 pF, the
middle gap interface trap density Dit is determined to be
2.9! 1011 / cm2 eV. Figure 3!b" illustrates the IV characteristics of a typical 1 ! 100 #m2 gate geometry enhancementmode n-channel InGaAs MOSFET with ALD Al2O3 as a
gate dielectric. The gate voltage is varied from 12 to 0 V in
steps of −2 V and the threshold voltage VT is %0. The low
drain current could be improved by optimizing implant and
annealing conditions to reduce parasitic resistance and surface scattering. The maximum drain current on this device is
only %0.12 mA/ mm so far, which is comparable to the

GaAs based E-mode MOSFET reported previously at
Ga2O3!Gd2O3" / GaAs interface.22 Combining the CV result
in Fig. 3!a" and the IV result in Fig. 3!b", it clearly demonstrates that the true inversion n-channel can be formed at
ALD Al2O3 / InGaAs interface. More work is ongoing to further improve the interface quality, device structure, and fabrication process to truly realize a high-performance E-mode
III-V MOSFET.
In summary, we have systematically studied CV characteristics on both ALD Al2O3 / InGaAs MOS capacitors and
E-mode MOSFETs, in particular, after high temperature
RTA. The leakage current remains extremely low at the
needed process temperatures. “Zero” hysteresis in CV loops
and less than 1% per decade frequency dispersion at accumulation capacitance are demonstrated on the devices even
after high temperature annealing. The true inversion
n-channel is observed in the split-CV measurements. Meanwhile the functional E-mode n-channel InGaAs MOSFET is
also demonstrated.
The authors would like to thank J. M. Woodall, M.
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